National *Semiconductor*

DM54S195/DM74S195 4-Bit Parallel Access Shift Registers

General Description

These 4-bit registers feature parallel inputs, parallel outputs, J-$\overline{K}$ serial inputs, shift/load control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The registers have two modes of operation:

Parallel (broadside) load

Shift (in the direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the J-$\overline{K}$ inputs. These inputs permit the first stage to perform as a J-$\overline{K}$, D, or T-type flip-flop as shown in the truth table.

The high-performance S195, with a 105 MHz typical shift frequency, is particularly attractive for very high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

Features

- Synchronous parallel load
- Positive-edge-triggered clocking
- Parallel inputs and outputs from each flip-flop
- Direct overriding clear
- J and $\overline{K}$ inputs to first stage
- Complementary outputs from last stage
- For use in high-performance:
  accumulators/processors
  serial-to-parallel, parallel-to-serial converters
- Typical clock frequency 105 MHz
- Typical power dissipation 350 mW

Connection Diagram

Dual-In-Line Package

Order Number DM54S195J or DM74S195N
See NS Package Number J16A or N16E

TL/F/6476–1

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54S	$-55°C$ to $+125°C$
DM74S	$0°C$ to $+70°C$
Storage Temperature Range	$-65°C$ to $+150°C$

Note: *The ''Absolute Maximum Ratings'' are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the ''Electrical Characteristics'' table are not guaranteed at the absolute maximum ratings. The ''Recommended Operating Conditions'' table will define the conditions for actual device operation.*

Recommended Operating Conditions

Symbol	Parameter		DM54S195			DM74S195			Units
			Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage		2			2			V
V_{IL}	Low Level Input Voltage				0.8			0.8	V
I_{OH}	High Level Output Current				-1			-1	mA
I_{OL}	Low Level Output Current				20			20	mA
f_{CLK}	Clock Frequency (Note 1)		0	105	70	0	105	70	MHz
f_{CLK}	Clock Frequency (Note 2)		0	90	60	0	90	60	MHz
t_W	Pulse Width (Note 3)	Clock	7			7			ns
		Clear	12			12			
t_{SU}	Setup Time (Note 3)	Shift/Load	11			11			ns
		Data	5			5			
t_H	Data Hold Time (Note 3)		3			3			ns
t_{REL}	Shift/Load Release Time (Note 3)		6			6			ns
	Clear Release Time (Note 3)		9			9			
T_A	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: $C_L = 15$ pF, $R_L = 280\Omega$, $T_A = 25°C$ and $V_{CC} = 5V$.

Note 2: $C_L = 50$ pF, $R_L = 280\Omega$, $T_A = 25°C$ and $V_{CC} = 5V$.

Note 3: $T_A = 25°C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 4)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = $ Min, $I_I = -18$ mA				-1.2	V
V_{OH}	High Level Output Voltage	$V_{CC} = $ Min, $I_{OH} = $ Max $V_{IL} = $ Max, $V_{IH} = $ Min	DM54	2.5	3.4		V
			DM74	2.7	3.4		
V_{OL}	Low Level Output Voltage	$V_{CC} = $ Min, $I_{OL} = $ Max $V_{IH} = $ Min, $V_{IL} = $ Max				0.5	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = $ Max, $V_I = 5.5V$				1	mA
I_{IH}	High Level Input Current	$V_{CC} = $ Max, $V_I = 2.7V$				50	μA
I_{IL}	Low Level Input Current	$V_{CC} = $ Max, $V_I = 0.5V$				-2	mA
I_{OS}	Short Circuit Output Current	$V_{CC} = $ Max (Note 5)	DM54	-40		-100	mA
			DM74	-40		-100	
I_{CC}	Supply Current	$V_{CC} = $ Max (Note 6)			70	109	mA

Note 4: All typicals are at $V_{CC} = 5V$, $T_A = 25°C$.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: With all inputs open, SHIFT/LOAD grounded, and 4.5V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, then 4.5V to the CLEAR and then applying a momentary ground then 4.5V to the CLOCK.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25°C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 280\Omega$				Units
			$C_L = 15$ pF		$C_L = 50$ pF		
			Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency		70		60		MHz
t_{PLH}	Propagation Delay Time Low to High Level Output	Clock to Any Q		12		15	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Clock to Any Q		16.5		20	ns
t_{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		18.5		23	ns

Function Table

Inputs									Outputs				
Clear	Shift/ Load	Clock	Serial		Parallel				Q_A	Q_B	Q_C	Q_D	$\overline{Q}_D$
			J	$\overline{K}$	A	B	C	D					
L	X	X	X	X	X	X	X	X	L	L	L	L	H
H	L	↑	X	X	a	b	c	d	a	b	c	d	$\overline{d}$
H	H	L	X	X	X	X	X	X	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	$\overline{Q}_{D0}$
H	H	↑	L	H	X	X	X	X	Q_{A0}	Q_{A0}	Q_{Bn}	Q_{Cn}	$\overline{Q}_{Cn}$
H	H	↑	L	L	X	X	X	X	L	Q_{An}	Q_{Bn}	Q_{Cn}	$\overline{Q}_{Cn}$
H	H	↑	H	H	X	X	X	X	H	Q_{An}	Q_{Bn}	Q_{Cn}	$\overline{Q}_{Cn}$
H	H	↑	H	L	X	X	X	X	$\overline{Q}_{An}$	Q_{An}	Q_{Bn}	Q_{Cn}	$\overline{Q}_{Cn}$

H = High Level (steady state), L = Low Level (steady state), X = Don't Care (any input, including transitions)

↑ = Transition from low to high level

a, b, c, d = The level of steady state input at A, B, C, or D, respectively.

Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0} = The level of Q_A, Q_B, Q_C, or Q_D, respectively, before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn} = The level of Q_A, Q_B, Q_C, respectively, before the most recent transition of the clock.

Logic Diagram

TL/F/6476–2

3

Timing Diagram

## Typical Clear, Shift, and Load Sequences

TL/F/6476–3

Physical Dimensions inches (millimeters)

0.785
[19.94] MAX

16   9

0.220-0.310
[5.59-7.87]

1   8

R 0.025
[0.64]

R 0.005-0.020 TYP
[0.13-0.51]

0.037 ± 0.005 TYP
[0.94 ± 0.13]

0.005
[0.13]
MIN TYP

0.055 ± 0.005 TYP
[1.40 ± 0.13]

0.200
[5.08]
MAX TYP

0.020-0.060 TYP
[0.51-1.52]

0.150 MIN TYP
[3.81]

0.125-0.200 TYP
[3.18-5.08]

90° ± 4°
TYP

0.080 MAX
[2.03]
BOTH ENDS

0.018 ± 0.003 TYP
[0.46 ± 0.08]

0.100 ± 0.010 TYP
[2.54 ± 0.25]

0.290-0.320
[7.37-8.13]

GLASS SEALANT

0.180 MAX
[4.57]

0.010 ± 0.002 TYP
[0.25 ± 0.05]

95° ± 5°
TYP

0.310-0.410
[7.87-10.41]

J16A (REV L)

16-Lead Ceramic Dual-In-Line Package (J)
Order Number DM54S195J
NS Package Number J16A

Physical Dimensions inches (millimeters) (Continued)

OPTION 01

INDEX AREA

PIN NO. 1 IDENT

OPTION 02

N16E (REV F)

0.740 − 0.780
(18.80 − 19.81)

0.090
(2.286)

0.250 ± 0.010
(6.350 ± 0.254)

PIN NO. 1 IDENT

0.130 ± 0.005
(3.302 ± 0.127)

0.060
(1.524) TYP

4° TYP OPTIONAL

0.145 − 0.200
(3.683 − 5.080)

0.020
(0.508) MIN

0.125 − 0.150
(3.175 − 3.810)

0.014 − 0.023
(0.356 − 0.584)
TYP

0.050 ± 0.010
(1.270 ± 0.254)
TYP

90° ± 4° TYP

0.030 ± 0.015
(0.762 ± 0.381)

0.100 ± 0.010
(2.540 ± 0.254)
TYP

0.300 − 0.320
(7.620 − 8.128)

0.065
(1.651)

95° ± 5°

0.280
(7.112)
MIN

0.008 − 0.016
(0.203 − 0.406) TYP

$(0.325 {+0.040 \atop -0.015})$

$(8.255 {+1.016 \atop -0.381})$

16-Lead Molded Dual-In-Line Package (N)
Order Number DM74S195N
NS Package Number N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.